This is an exciting time to be at Intel - come join our Chipsets Ingredients Team which is part of the Chipsets Silicon Group (CSG). Intel is transforming and so is CSG. Here at CSG we create products that empower people to live a better life.

We at CIT are looking for a highly motivated logic/RTL design engineer who will be responsible for the definition and implementation of clocking solution for client and server chipsets in cutting edge internal and external technology nodes. In this unique role the scope of learning opportunities, contributions and influence expands over on-die, multi-die and system level clocking solutions. As system level clocking protocols are the backbone of modern multi-die power management schemes, the role naturally expands into great exposure and contribution opportunities into low-power architecture and design. You will be responsible for the development of all new clocking IPs for the various market segments that CSG caters across Intel.       

Your responsibilities will include, but not be limited to one or more of the following aspects of the design flow which encompasses all aspects of logic design methodology

• Feature feasibility study, performance analysis and micro architecture of latest feature requirement
• Digital design of a wide variety of logic functions, with emphasis on multi-clock and multi-power domain designs
• Register Transfer Level (RTL) HDL design feasibility, development and debug
• Co-development of design test plan and validation strategy with validation team
• Providing IP integration support to SoC customers

Behavioral traits we are looking for:

• Strong technical leadership with good communication, interpersonal and problem solving skills
• Motivated, self-directed and able to work effectively both independently and as a team

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

The candidate must possess a Bachelors in Electrical, Computer or any engineering related field and 3+ years of experience or Master's degree in Electrical, Computer or any engineering related field with 2+ years of experience in:

• Microprocessors, computer system architecture VLSI design
• Digital state machine architecture and logic design
• RTL quality checks (Lintra, CDC, VCLP)
• Simulation-based debug (VCS, Verdi, DVE)
• Exposure to Static Timing Analysis, timing convergence and synthesis

Candidate must have unrestricted permanent right to work in Costa Rica

Advanced English Level

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations.  DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.