Intel is seeking highly qualified engineers to join the NEX (Network and Edge Group) in our Media IP and IP Platform Development team. We're looking for a motivated, passionate, and talented design verification engineer to drive the Pre-Si design verification for our next generation HW accelerators. We're a strong, vibrant, cross site team that helps drive IP (Intellectual Property) product development for Cloud and Data Center applications.
In this role, as part of the Media IP and IP Platform Development team, you will need to be passionate about developing high-performance IP for HW acceleration of key Cloud and Data Center workloads. You will have an excellent opportunity to bring to life the next generation Intel IPs for HW acceleration. In this position, you will gain valuable experience, which will allow growth and expanded opportunities within this business group as well as future possible opportunities with other business groups within Intel.
Intel is a Great Place to Work, and is currently defining a dynamic, flexible and inclusive Future of the Workplace based on three different modes of work: Fully Remote, Hybrid, or On-Site. We want employees and their managers to partner to determine the work location and model that drives the best results for their type of work.
Responsibilities will include, but are not limited to:
- Define pre-Silicon design verification test plans to verify IP/system will meet design requirements.
- Build testbench components, create tests and sequences for RTL validation.
- Drive the functional verification of Intel's IPs by working side by side with RTL designers and architects.
- Analyze RTL tests and waveforms to implement corrective measures on simulation models.
- Write automation scripts to speed up the team deliveries or avoid repetitive work.
Qualifications
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.
Minimum Qualifications:
- Candidate must possess a Bachelor's or Master's degree in Electronics Engineering, or related STEM field (documentation related to Bachelor's degree completion will be required).
- Minimum of 6 months of experience in IP/Block/SOC pre-Si validation with expertise in System Verilog and UVM / OVM concepts.
- Minimum of 6 months of experience with Linux.
- Intermediate English level.
Preferred Qualifications:
- Knowledge of ASIC development.
- Experience with IOSF.
- Experience working with Media Codecs or encryption/encoding.
- Knowledge of AMBA AXI/APB protocol.
- Scripting (Python, Perl, bash script, etc.).
The Data Center & Artificial Intelligence Group (DCAI) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"ASIC Design Verification Engineer jobs in Guadalajara"
