Oversees definition, design, verification, and documentation for System on a Chip (SoC) development. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Performs Logic design for integration of cell libraries, functional units, and subsystems into SoC full chip designs, Register Transfer Level coding, and simulation for SoCs. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Performs all aspects of the SoC design flow from high-level design to synthesis, place and route, timing, and power to create a design database that is ready for manufacturing. Analyzes equipment to establish operation infrastructure, conducts experimental tests, and evaluates results. May also review vendor capability to support development.
Qualifications
You must possess the below education requirements and minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Education Requirement
- Bachelor's degree in Electrical or Computer Engineering, Computer Science, Math, Physics, or related field with 4+ years of industry work experience or
- Master's degree in Electrical or Computer Engineering, Computer Science, Math, Physics, or related field with 2+ years of industry work experience or
- PhD in Electrical or Computer Engineering, Computer Science, Math, Physics, or related field with 2+ years of industry work experience.
Minimum Qualifications
- 3 plus years of experience with DFT techniques and technologies including memory BIST, logic BIST, TAP, JTAG/boundary SCAN, BSDL, and IJTAG.
- 3 plus years of experience with scripting (Perl and/or shell scripts, TCL) and data analysis.
- 1 plus years of experience with Digital Simulation and verification.
- 1 plus years of experience constructing test benches and testcases.
Preferred Qualifications
Experience covering one or more of the following:
- Logic Synthesis, ATPG, Static timing analysis, power, noise, reliability, manufacturability analysis.
- Developing network ASICs.
- Thorough understanding of failure modes and related physical processes.
The Network & Edge Group brings together our network connectivity and edge into a business unit chartered to drive technology end to end product leadership. It's leadership Ethernet, Switch, IPU, Photonics, Network and Edge portfolio is comprised of leadership products critically important to our customers.
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"DFT Engineer jobs in San jose"
