Description:

• DFT DRC rule check & fix.
• Block level ATPG flow try.
• Pattern simulation

Requirements:

• 
  Master’s degree in Microelectronics, Electronics, Computer Science or relevant disciplines
• Knowledge about HDL language, such as Verilog/VHDL preferred
• Familiar with Linux/UNIX environment preferred.