At Intel, we drive innovation and break through barriers every single day. As a member of Intel's Program Solution Group Pre-Silicon Verification team, you'll get hands-on exposure to the Field-Programmable Gate Array (FPGA) verification process. You'll pick the brains of our experts and gain invaluable insight into Pre silicon Verification of different micro-architecture and design ideas from concept to reality. You will have the opportunity to learn about and contribute to the design logic verification techniques of cutting - edge FPGA designs. We look for remarkable people who understand partnership, and have a desire to disrupt the status quo. In this role, you will work on verification activities for a FPGA design and execute on Design Verification domains.
As a Design Verification and Methodology Engineer you will be responsible for the development and maintenance of tools developed within FPGA engineering for the automation and management of FPGA verification activities such as simulation, emulation and regressions. You will also be responsible for the development and maintenance of verification IP libraries used by engineering for the rapid development of test benches and environments for the verification of FPGA silicon and its IP portfolio. We are looking for someone with strong communication skills in order to understand the challenges that pre-silicon verification teams currently face with verification flows and methodologies, orchestrate solutions, and align the team to these solutions.
You must possess the below minimum education requirements and minimum required qualifications to be initially considered for this position. Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or military experience. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Qualifications
Education
Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Minimum Qualifications
4+ years of relevant experience in Software programming such as Python, object-oriented programming and use of open-source libraries, creating web pages, SQL and/or MongoDB with reg models OVM/UVM
Experience Pre-silicon design verification methodologies and flows using System Verilog and etc. for simulation VCS tools such as Synopsys, EDA Experience
Preferred Qualifications
Experience with Git and Perforce
Experience with software technologies such as XML/JSON/YAML exchange formats, databases including MongoDB, and REST API
Experience of digital logic design, computer architecture and networking
Experience with formal verification
Experience with emulators/emulation
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.
Other Locations
US, Oregon, Hillsboro;US, Texas, Austin
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"Design Verification and Methodology Engineer jobs in San jose"
