Intel's Programmable Solutions Group (PSG) has been delivering industry leading custom logic solutions to customers since inventing the world's first programmable logic device in 1984. The mission of PSG is to drive the future for FPGA and Intel® eASIC™ technology/solutions around the globe. Within PSG, you'll be surrounded by some of the brightest minds/engineers in the world.
In this role, you'll be part of leading the next generation of Debug tools for Intel's PSG. We are looking for an energetic, top-notch Software Engineer who will be directly responsible for building key components for a platform that enables unparalleled debug capabilities for our customers. This role will provide you with enough opportunities to understand the Hardware, Software and the interface in between for End-2-End understanding.
As an ideal candidate, you will have experience leading the teams building applications in Python/Tcl/C++. You must also have demonstrated success in driving a project from an idea to production at-scale. You should have experience in building the GUI and the backend business logic to enable the Full stack solution.
Responsibilities will include, but are not limited to:
Plan, Design, develop and validate clean APIs and GUI applications in Python
Lead the junior engineers to drive the project execution with quality on schedule
Provide constructive code review feedback and improve the code quality
Partner with Internal engineering teams to turn product requirements into killer features and functionality
Work with customer facing teams to understand the requirements and provide a plan/solution that meets the needs
Qualifications
Minimum Qualifications:
Bachelor's degree in Electrical or Computer Engineering, Computer Science or related field plus 8 years of industry work experience, or Master's degree in Electrical or Computer Engineering, Computer Science or related field plus 6 years of industry work experience and
6 plus years of experience with a high-level programming language such as Python, Tcl and/or C++.
4 plus years of leading software development teams
Experience with version control systems like Perforce, CVS, or Git in a Unix/Linux environment
Preferred Qualifications:
API development experience
Experience in building E2E tools to interact with the hardware
Full Stack development experience
Experience/Protocol knowledge in one of the following domains: PCIe, Ethernet or DDR
Experience with CI/CD
Basics of Electrical engineering
Experience with FPGA architecture and tools
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.
Other Locations
US, California, Santa Clara;US, Oregon, Hillsboro;US, Texas, Austin
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"FPGA Debug Software Lead jobs in San jose"
