Join us to develop new technology that will provide Intel a competitive advantage in Programmable Solutions Group (PSG). If you find it exciting to work in a diverse team that innovates with other Intel advanced technology groups, with other industry leaders and academia, then we have your opportunity.
As a member of the full chip team, you will be responsible for bump and ball planning, die package co-design analysis and implementation, full chip power intent methodology, IR drop analysis and verification.
Responsibilities include die-package-board pintable definition, implementation and verification, power electrical rules checking and IR drop analysis for power grid integrity.
Qualifications
You must possess the below minimum education requirements and minimum required qualifications to be initially considered for this position. Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or military experience. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Education
Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Minimum Qualifications
2+ years of total experience, experience should include:
Physical and/or Circuit design
Scripting (e.g. TCL or Python)
Preferred Qualifications
Experience in one or more of the following is considered a plus factor
Unified Power Format (UPF)
Spice
Master's or PhD degree in Electrical Engineering, Computer Engineering or related field
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.
Other Locations
US, California, Folsom;US, California, Santa Clara
Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Get email alerts for the latest"Full Chip Power Integrity Engineer jobs in San jose"
