Creates, defines and develops system validation environment and test suites. Uses and applies emulation and platformlevel tools and techniques to ensure performance to spec. Responsible for the development of methodologies, execution of validation plans, and debug of failures. Requires broad understanding of multiple system areas and requires interfaces with Architecture, Design, and Presilicon Validation teams in improving postsilicon test content and providing feedback for future ondie debug features.
Qualifications
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
- Bachelor's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science or related field (Documentation related to bachelor's degree completion will be required).
- 4+ years of experience in a mix of the following areas:
- Python and C and C++, performing debug or testing of computer systems.
- Logic analyzer, oscilloscope, bit error rate tester, memory testers, or other electronic test equipment.
- Computer architecture bases
- Microcontrollers architecture and usage
- Digital and analog electronics
AND
- Advanced English
Preferred Qualifications:
- LinuxOS architecture and kernel programming
- FPGA´s uses and programming
- Emulation flows and tools
Requirements listed would be obtained through a combination of industry-relevant job experience, internship experiences and or school work/classes/research.
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"Functional Validation Engineer jobs in Guadalajara"
