- Creates bottoms up elements of chip design including but not limited to FinFET, cell, and block level custom layouts, FUB level floor plans, abstract view generation, RC extraction and schematic to layout verification and debug using phases of physical design development including parasitic extraction, static timing, wire load models, clock generation, customer polygon editing, auto place and route algorithms, floor planning, full chip assembly, packaging, and verification.
- Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention.
- Schedules, executes and verifies complex chips development and execution of project methodologies and/or flow developments.
- Requires extensive knowledge and practical application of methodologies for physical design.
Qualifications
You must posses the below minimum qualifications to be considered for this position. Preferred qualifications are in addition to minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
- Currently pursuing a Bachelor's, Master or PhD in Computer Engineering, Electrical Engineering, or related field.
- In depth knowledge of custom and semi custom layout design techniques.
- Familiar with EDA layout design tools like Cadence Virtuoso Layout Editor or L-Edit.
- Academic experience doing layout for integrated circuit sin deep submicron CMOS technologies.
Preferred Qualifications:
- Industrial Experience doing layout with 10nm CMOS technologies.
- Knowledge of Genesys layout design tools.
- Familiar with layout performance verification flow.
- Understanding of RV concepts.
- Understanding of ESD design, validation and debug techniques.
- TCL and/or Perl scripting.
The Data Center & Artificial Intelligence Group (DCAI) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"Physical Design Intern jobs in Guadalajara"
