Our team is responsible for Silicon level HW architectural validation and accountable to find design implementation bugs through Post SI system level validation
Creates, defines and develops system validation environment and test suites for validating IPs at system level. Uses and applies emulation and platform level tools and techniques to ensure performance to spec. Interfaces with SoC Architecture, Design, and Pre-silicon Validation teams in improving post-silicon test content and design for validation capabilities. Understands System with HW/FW/SW components as a whole, drives test execution and debug with cross functional teams. The position will support various levels of experience with following qualifications.

Qualifications

Bachelor's/Master's in Hardware Engineering or Electrical/Electronic Engineering or Computer Engineering or Computer Science with 5-15 years of experience
Good understanding of the SoC system with hands-on Post Si Validation work experience
Should have developed Random/focused test content to cover all corner cases in simulation/emulation/platform
Established debug expertise to triage and root cause failures through usage of silicon debug hooks, Logic analysers, Oscilloscope etc
Work very closely with design/pre-silicon/PAE/perf teams will be part of the job
Ability to propose work-arounds for silicon bugs working closely with silicon design team
Good programming skills in C/C++/Python is required
Pre-silicon Design / Validation knowledge is a value add.
Hands-on work in the pre/post silicon validation in Security capabilities is desired.
Hands-on work in the pre/post silicon validation in one of Coherent fabric, memory/DDR subsystem and RAS capabilities is plus
Excellent written and oral communications and experience working in a cross functional and cross site team environment are essential

Inside this Business Group

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations.  DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Work Model for this Role

This role will require an on-site presence.

Legal Disclaimer:

Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews.   We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.