SOC Design Engineer
Intel CorporationChandlerUpdate time: January 19,2022
Job Description

SOC Design Engineer - Physical Design: Returnship

The Path Forward Return to Work program at Intel is a 16-week paid returnship for experienced professionals returning to the workforce after taking time off for caregiving. The program is open to individuals who have at least 5 years of professional experience and have been out of the paid workforce for at least two years to focus on caring for a child or other dependent. If you meet these criteria, we welcome you to apply. 

 

At Intel we are excited to be part of the Path Forward program because we appreciate the skills you can offer, the perspective you provide, and the contributions you will make. This program offers you a chance to revamp your skills, update your resume with new experience, and make connections with others transitioning back to the workforce. It also offers support through Path Forward, a nonprofit organization on a mission to empower people who’ve been focused on caregiving transition back to the paid workforce.

This program is 100% virtual during the 16-week returnship program.  Upon successful completion of the program, there is a possibility of an offer for full-time employment. A full-time offer will likely be based out of Hillsboro, OR.

About the Team and Role:

Come join Intel's Client Engineering Group, responsible for designing Client SoCs that make up more than half of Intel's annual revenue. We envision the future of computing and design for the next generation of Laptops and desktop computers. We are looking for an SoC (System on Chip) RTL/Logic Design Engineer ready to research, design, develop, and test lead Intel designs as we re-imagine how to build SoCs at Intel and in the semiconductor industry. This role is within Intel's highly regarded Devices Development Group, headquartered in Portland, Oregon with additional sites in Austin, Texas, and Penang, Malaysia. Our bold purpose as a company is to 'create world-changing technology that enriches the lives of every person on earth' and this role is instrumental in furthering our mission to shape the future of technology.

What You Get to Do: 

* Physical synthesis, place and route, and clock tree synthesis with Synopsys or Cadence tools

* Static timing analysis, constraint understanding and generation, and clock stamping/timing closure

* Multiple Power Domain analysis using standard Power Formats UPF or CPF

* SoC Design integration Methodology and power delivery

* Drive performance optimization, including co-optimization work with process teams, to create best in class designs

Who You Are:

The ideal candidate will have the following skills in addition to the qualifications listed below:

* Willingness to work as part of a team and collaborate in a high paced atmosphere

* Be a self-motivator with strong problem-solving skills

* Have leadership skills 

* Excellent verbal and written communication skills.



Qualifications

Bachelor's degree or Master's degree in Electrical or Computer Engineering or a related technical field.

3+ years of experience in one or more of the following:

  • Physical synthesis
  • Auto place and route
  • Clock tree synthesis
  • Static timing analysis

This position is not eligible for Intel immigration sponsorship.

Inside this Business Group

The Devices Development Group (DDG) is a global organization focused on the development and integration of SOCs, critical IPs including Atom and chipsets that power Intel's leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.



Other Locations
US, Oregon, Hillsboro;


Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.



Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Annual Salary Range for jobs which could be performed in US, Colorado:
$52,000.00-$200,000.00


Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here
USJR0195540ChandlerDevices Development Group (DDG)

Get email alerts for the latest"SOC Design Engineer jobs in Chandler"