- Conducts or participates in multidisciplinary research in the design, development, testing and debugging electrical and functional issues for DDR memory and/or peripheral components.
- Prepares specifications, evaluates vendors, and analyzes test reports.
- Ensures products conform to standards and specifications.
- Develops, initiates and coordinates plans, solutions or methodologies to analyze DDR risk and debug.
- Responds to customer/client requests, issues or events as they occur.
Qualifications
The candidate should possess a Bachelor/Master of Science degree in Electrical or Electronic Engineering with more than ten years, which is preferred of experience in DDR electrical and functional validation, debug analog design and debug
Additional qualifications include
- Experience with electrical and physical layers of DDR interface
- Understanding of transmission line theory signal integrity and highspeed circuit designs
- Experience in hands-on work in a hardware lab with test equipment Oscilloscopes, BERT, Scopes, TDR, VNA, protocol analyzer, logic analyzer, computer systems and test stations etc.
- Experience in DDR debug , validation and signal integrity design or validation
- Prior scripting experience skill and/or well experience in programming Python C or C
- Experience with mathematical and statistical data analysis including experience with JMP and/or Matlab
- Solid hands-on experiences in debug and root cause of electrical/analog signal integrity and functionality issues
- Solid understanding of SI/EV theory and methodology
- Good interpersonal and problem solving skills with strong written verbal communication skills
- Good track record of working with teams across multiple geographical sites
- Good track record of working on multiple complex problems and projects
- Strong team player who is self-motivated to proactively initiate works requiring minimum supervision
- Be able to lead a task force team to seamlessly plan, execute, debug and report out for critical missions
The Data Platforms Engineering and Architecture (DPEA) Group invents, designs & builds the world's most critical computing platforms which fuel Intel's most important business and solve the world's most fundamental problems. DPEA enables that data center which is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.
Work Model for this Role
This role will require an on-site presence.
Get email alerts for the latest"Senior DDR Debug and Validation Engineer jobs in Taipei"
