Intel is a global leader, creating world-changing technology that enables progress and enriches lives. We are at the intersection of several technology inflections - artificial intelligence, 5G network transformation, and the rise of the intelligent edge, that together will shape the future of technology.
As part of Intel's Programmable Solutions Group (PSG), the Platform Validation Team plays a key role in both pre-silicon and post-silicon validation. We are responsible for validating all of PSG's products with a renewed focus on making these products compliant with Intel Security and standards. We are looking for an enthusiastic Post Silicon Validation and Debug Lead interested in working with Intel's latest cutting-edge technology.
In this role, you will have the opportunity to own the following:
Creating, defining, and developing system validation environment and debug tools.
Using and applying system level tools and techniques to ensure functionality to specification.
Development of methodologies, execution of validation plans, and debug of failures.
Applying your broad understanding of high-speed IP validation and interfacing with architecture, design, and IP teams.
Collaboration with Pre-silicon Validation teams in improving post-silicon test content and providing feedback for future on die debug features.
Playing a critical role in High-Speed Protocol IP validation and debug for high-speed FPGA devices.
Driving exploration of protocol IP debug tool methodology and customer tool kit enablement to improve debug efficiency.
Qualifications
Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or military experience. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Education
Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Minimum Qualifications
10+ years of relevant experience, experience should include:
Experience in high-speed IP protocols (e.g. PCIe, Ethernet, CPRI, JESD, 1588, DDR, etc.).
Experience in Verilog/VHDL and programming languages such as TCL, Python, C-programming.
Experience in handling various high-speed test and measurement equipment such as high bandwidth real time/sampling oscilloscope, high frequency pulse/signal, power supplies.
Preferred Qualifications
Experience in one or more of the following is considered a plus
Experience in transceiver architecture, design, and DFD.
Master's degree in Electrical Engineering or related field.
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.
Other Locations
US, California, Folsom;US, California, Santa Clara;US, Oregon, Hillsboro
Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Get email alerts for the latest"System Validation and Debug Lead jobs in San jose"
